





Power-on domain #1 - VCCINT/VCCBRAM



Power-on domain #2 - VCCAUX





Power-on domain #3 - VCCO




Read UG482 for guidelines on decaps for Artix FPGA

Master down regulator - 5V allows lower-I switcher to be used




Copyright 2017 Andrew "bunnie" Huang Licensed under CERN OHL v1.2 or later

Title		
Size	Number	Revision
B		
Date:	12/29/2017	Sheet of
File:	F:\largework\101power.SchDoc	Drawn By:




Rpi Vertical Stack Header





Licensed under CERN OHL v1.2 or later
Copyright 2017 Andrew "bunnie" Huang



Title		
Size	Number	Revision
B		
Date:	12/29/2017	Sheet of
File:	F:\largework\1_02config.SchDoc	Drawn By:




Title		
Size	Number	Revision
C	1	1
Date:	12/29/2017	Sheet 1 of 1
File:	F:\projects\work\03\pinmux_schdoc	Drawn By:




Licensed under CERN OHL v1.2 or later
Copyright 2016 Andrew "bunnie" Huang

Title			
Size B	Number		Revision
Date:	12/29/2017	Sheet	of
File:	F:\argework\1\04ddr3.SchDoc	Drawn By:	


HDMI ESD




HDMI EMI




HDMI +5V fuse




HDMI ESD




HDMI ESD












HDMI-A connector - source



HDMI-A connector - sink



HDMI-A connector - sink



Title	
Size	C
Number	
Revision	
Date:	12/29/2017
File:	F:\Jungrowork\0505_SchDoc
Sheet	of
Drawn By:	