SystemVerilog 3.3.5 Changelog:

## Features ##
 - Highlight: support delay followed by parenthesis
