SystemVerilog 1.3.1 Changelog:
 - Improved autocompletion:
  * Add support for interface
  * Add support for a few standard uvm function (configdb set/get, uvm_report*)
  * Fix issues with identifying type of signal if an init value is provided in the declaration
