SystemVerilog 2.8.4 Changelog:

## Fix ##
  - Alignment: Support for multi-dimensionnal packed array in port declaration