SystemVerilog 2.7.1 Changelog:

## Fix ##
 - Alignement :
  * Support keywords sequence and property
  * Better handling of split statement after a @()
 - Linting : find undeclared signals now also check for imports
 - Parsing : improve constant declaration parsing
