SystemVerilog 1.13.5 Changelog:

## Bug Fix ##
 - Fix module reconnection when the region for signal declaration does not exist
 - Fix module parsing of parameter (including support of non-ansi style parameter)
 - Fix some highlighting issue: struct non-blocking assign, bind of parameterized module, scope in signal connection
